



C12. VLIW DSPs

Outline:

- DSP architecture roadmap
- TMS 320C6000 OVERVIEW
- C6X Architecture
- C6X Instructions
- C6x Programing
- Trends C66X, C67X
- Reference: SPRU731.pdf
- <https://slideplayer.com/slide/7344585/!!!!>
- ee213a_lec18_VLIW_V2.pdf

DSP EVOLUTION





DEVELOPMENT

- Harvard architecture
- Data format:
 - early '80s: fixed point
 - late '80s: floating point (often *non* IEEE).
- DMA
- Fixed-width instruction set

CONSOLIDATION

- Parallel architectures
- Many on-chip peripherals
- Multiprocessing support
- Late '90s: improved debug capabilities (ex: TI RTDX)
- Fewer manufacturers
- Wider/few families (code compatibility).
- Specialised families.

Performance

- **Low** : ~ 25 to 50 MHz clock, low cost / power consumption.
- **Mid** : ~ 150 MHz clock, multiprocessing support.
- **High** : Enhanced architectures - *VLW* (Very Long Instruction Word) or *SIMD* (Single Input Multiple Data).

Trend

- Blurred borderline to μ -processors, μ -controllers.
- FPGAs / SOPCs as alternative / help.

If / which DSP ?

- Global cost & performances \Rightarrow difficult choice.
- Ex: Help from PS DSP Advisory committee.

Texas Instruments' TMS320 family

- Different families and sub-families exist to support different markets

C2000

C5000

C6000

Lowest Cost

Control Systems

- ◆ Motor Control
- ◆ Storage
- ◆ Digital Ctrl Systems

Efficiency


Best MIPS per Watt / Dollar / Size

- ◆ Wireless phones
- ◆ Internet audio players
- ◆ Digital still cameras
- ◆ Modems
- ◆ Telephony
- ◆ VoIP


Performance & Best Ease-of-Use

- ◆ **Multi Channel and Multi Function App's**
- ◆ Comm Infrastructure
- ◆ Wireless Base-stations
- ◆ DSL
- ◆ Imaging
- ◆ Multi-media Servers
- ◆ Video etc

- TI TMS320 C62x, C64x.....C66x – multicore dsp
- ADI TigerSHARC ADS-TS20x
- Freescale (Motorola) MSC71xx and MSC81xx
- StarCore SC1400 Agere/Motorola (DSP core)




C6000™ DSP Platform Fixed-Point Roadmap



C6000 Roadmap*

Object Code Software Compatibility


Performance




Time⁸

TMS 320C6000 VLIW DSP OVERVIEW


Accumulator architecture



Memory-register architecture



Load-store architecture




- Different from the conventional DSP architecture
- MIMD type architecture
- HLL programming
- Code optimization made in the compiling phase


Conventional DSP Architecture

- Multiply-accumulate (MAC) in 1 instruction cycle
- Harvard architecture for fast on-chip I/O
 - ▶ Data memory/bus separate from program memory/bus
 - ▶ One read from program memory per instruction cycle
 - ▶ Two reads/writes from/to data memory per inst. cycle
- Instructions to keep pipeline (3-6 stages) full
 - ▶ Zero-overhead looping (one pipeline flush to set up)
 - ▶ Delayed branches
- Special addressing modes supported in hardware
 - ▶ Bit-reversed addressing (e.g. fast Fourier transforms)
 - ▶ Modulo addressing for circular buffers (e.g. filters)

'C6x DSP Block Diagram




'C6x Internal Buses






'C67x can perform 64-bit data loads.


C62x/C64x/C67x device



C62x/C64x/C67x CPU




TMS320C62x/C64x/C67x Block Diagram



L:ALU
 S:Shift+ALU
 M:Multiplier
 D:Address

- Features
- More instructions/ cycle, packed in a "super-long instruction"
 - Regular Architecture, more orthogonal, RISC like
 - Uniform Instruction set, more instructions.

- Very long instruction word (VLIW) size of 256 bits
 - ▶ Eight 32-bit functional units with single cycle throughput
 - ▶ One instruction cycle per clock cycle
- Data word size is 32 bits
 - ▶ 16 (32 on C6400) 32-bit registers in each of 2 data paths
 - ▶ 40 bits can be stored in adjacent even/odd registers
- Two parallel data paths
 - ▶ Data unit - 32-bit address calculations (modulo, linear)
 - ▶ Multiplier unit - 16 bit \times 16 bit with 32-bit result
 - ▶ Logical unit - 40-bit (saturation) arithmetic & compares
 - ▶ Shifter unit - 32-bit integer ALU and 40-bit shifter



Functional Units and Operations Performed


Functional Unit	Fixed-Point Operations
.L unit (.L1, .L2)	32/40-bit arithmetic and compare operations 32-bit logical operations Leftmost 1 or 0 counting for 32 bits Normalization count for 32 and 40 bits
.S unit (.S1, .S2)	32-bit arithmetic operations 32/40-bit shifts and 32-bit bit-field operations 32-bit logical operations Branches Constant generation Register transfers to/from control register file (.S2 only)
.M unit (.M1, .M2)	16 × 16-bit multiply operations
.D unit (.D1, .D2)	32-bit add, subtract, linear and circular address calculation Loads and stores with 5-bit constant offset Loads and stores with 15-bit constant offset (.D2 only)

- In the best case, all units operate in parallel, and the processor performs :
 - four arithmetic operations,
 - two multiplications,
 - two address calculations in one instruction cycle.

TMS320C62x CPU Data Paths

- The components of the data path for the TMS320C62x CPU are shown in figure :

- Two general-purpose register files (A and B)
- Eight functional units (.L1, .L2, .S1, .S2, .M1, .M2, .D1, and .D2)
- Two load-from-memory data paths (LD1 and LD2)
- Two store-to-memory data paths (ST1 and ST2)
- Two data address paths (DA1 and DA2)
- Two register file data cross paths (1X and 2X)




Pipelining


Sequential (*Freescale 56000*)




Pipelined (*Most conventional DSPs*)



Superscalar (*Pentium*)



Superpipelined (*TMS320C6000*)



Pipelining

- Process instruction stream in stages (as stages of assembly on a manufacturing line)
- Increase throughput


Managing Pipelines

- Compiler or programmer
- Pipeline interlocking

Pipelining to TMS 320C6000

- **1 instruction / every machine cycle**
- **Pipeline depth**
 - 7-11 stages C62x : fetch 4; decode 2; execute 1-5
 - 7-16 stages to C67x: fetch4;decode2;execute 1-10
 - a loop in pipeline will disable interrupts
 - avoid loop usage by employing conditional execution!
- **no Hardware protection against pipeline incidents!**
 - compiler/assembler must to warn the pipeline incidents
- **Instruction dispatching**

Pipeline Phases




Pipelining to TMS 320C6000


Fetch

The fetch phases of the pipeline are:

- PG: Program address generate
- PS: Program address send
- PW: Program access ready wait
- PR: Program fetch packet receive



Fetch





Pipelining to TMS 320C6000

Decode

The decode phases of the pipeline are:


- DP: Instruction dispatch
- DC: Instruction decode




† NOP is not dispatched to a functional unit.

Pipelining to TMS 320C6000


Execute Phases of the Pipeline



(b)




FETCH PACKET




Time (t) = 4 clock cycles

DISPATCHING




Time (t) = 5 clock cycles

DECODING




Time (t) = 6 clock cycles

EXECUTE -1



Time (t) = 7 clock cycles

Execute (MVK done LDH in E1)



Time (t) = 8 clock cycles

Vector Dot Product with pipeline effects

```
; clear A4 and initialize pointers A5, A6, and A7
    MVK    .S1    40,A2    ; A2 = 40 (loop counter)
loop   LDH    .D1    *A5++,A0    ; A0 = a(n)
        LDH    .D1    *A6++,A1    ; A1 = x(n)
        NOP    4
        MPY    .M1    A0,A1,A3    ; A3 = a(n) * x(n)
        NOP
        ADD    .L1    A3,A4,A4    ; Y = Y + A3
        SUB    .L1    A2,1,A2    ; decrement loop counter
[A2]   B      .S1    loop    ; if A2 != 0, then branch
        NOP    5
        STH    .D1    A4,*A7    ; *A7 = Y
```

- Assembler will introduce automatic NOP
- Assembler may transform sequential code to parallel code

'C62x Instruction Set (by category)

Arithmetic

ABS
ADD
ADDA
ADDK
ADD2
MPY
MPYH
NEG
SMPY
SMPYH
SADD
SAT
SSUB
SUB
SUBA
SUBC
SUB2
ZERO

Logical

AND
CMPEQ
CMPGT
CMPLT
NOT
OR
SHL
SHR
SSHL
XOR

Bit Mgmt

CLR
EXT
LMBD
NORM
SET

Data Mgmt

LDB/H/W
MV
MVC
MVK
MVKL
MVKH
MVKLH
STB/H/W

Program Ctrl

B
IDLE
NOP

Note: Refer to the 'C6000 CPU Reference Guide for more details

'C62x Instruction Set (by unit)

.S Unit	
ADD	MVKLH
ADDK	NEG
ADD2	NOT
AND	OR
B	SET
CLR	SHL
EXT	SHR
MV	SSHL
MVC	SUB
MVK	SUB2
MVKL	XOR
MVKH	ZERO

.M Unit	
MPY	SMPY
MPYH	SMPYH

Other	
NOP	IDLE

.L Unit	
ABS	NOT
ADD	OR
AND	SADD
CMPEQ	SAT
CMPGT	SSUB
CMPLT	SUB
LMBD	SUBC
MV	XOR
NEG	ZERO
NORM	

.D Unit	
ADD	STB/H/W
ADDA	SUB
LDB/H/W	SUBA
MV	ZERO
NEG	

Note: Refer to the 'C6000 CPU Reference Guide for more details.

' C6700: Superset of Fixed-Point (by unit)

.S

.L

.D

.M


.S Unit		
ADD	NEG	ABSSP
ADDK	NOT	ABSDP
ADD2	OR	CMPGTSP
AND	SET	CMPEQSP
B	SHL	CMPLTSP
CLR	SHR	CMPGTDP
EXT	SSHL	CMPEQDP
MV	SUB	CMPLTDP
MVC	SUB2	RCPSP
MVK	XOR	RCPDP
MVKL	ZERO	RSQRSP
MVKH		RSQRDP
		SPDP

.D Unit	
ADD	NEG
ADDAB (B/H/W)	STB (B/H/W)
ADDAD	SUB
LDB (B/H/W)	SUBAB (B/H/W)
LDDW	ZERO
MV	

.L Unit		
ABS	NOT	ADDSP
ADD	OR	ADDDP
AND	SADD	SUBSP
CMPEQ	SAT	SUBDP
CMPGT	SSUB	INTSP
CMPLT	SUB	INTDP
LMBD	SUBC	SPINT
MV	XOR	DPINT
NEG	ZERO	SPRTUNC
NORM		DPTRUNC
		DPSP

.M Unit		
MPY	SMPY	MPYSP
MPYH	SMPYH	MPYDP
MPYLH		MPYI
MPYHL		MPYID

No Unit Used	
NOP	IDLE



Note: Refer to the 'C6000 CPU Reference Guide for more details. 38

'C64x: Superset of 'C62x

.S

<u>Dual/Quad Arith</u>	<u>Data Pack/Un</u>	<u>Compares</u>
SADD2	PACK2	CMPEQ2
SADDUS2	PACKH2	CMPEQ4
SADD4	PACKLH2	CMPGT2
	PACKHL2	CMPGT4
<u>Bitwise Logical</u>	UNPKHU4	<u>Branches/PC</u>
ANDN	UNPKLU4	BDEC
<u>Shifts & Merge</u>	SWAP2	BPOS
SHR2	SPACK2	BNOP
SHRU2	SPACKU4	ADDKPC
SHLMB		
SHRMB		

.D

<u>Dual Arithmetic</u>	<u>Mem Access</u>
ADD2	LDDW
SUB2	LDNW
	LDNDW
<u>Bitwise Logical</u>	STDW
AND	STNW
ANDN	STNDW
OR	
XOR	<u>Load Constant</u>
	MVK (5-bit)
<u>Address Calc.</u>	
ADDAD	

.L

<u>Dual/Quad Arith</u>	<u>Data Pack/Un</u>
ABS2	PACK2
ADD2	PACKH2
ADD4	PACKLH2
MAX	PACKHL2
MIN	PACKH4
SUB2	PACKL4
SUB4	UNPKHU4
SUBABS4	UNPKLU4
	SWAP2/4

Bitwise Logical
ANDN

Shift & Merge
SHLMB
SHRMB

Load Constant
MVK (5-bit)

.M

Average
AVG2
AVG4


Shifts
ROTL
SSHVL
SSHVR

Bit Operations
BITC4
BITR
DEAL
SHFL

Move
MVD


Multiplies
MPYHI
MPYLI
MPYHIR
MPYLIR
MPY2
SMPY2
DOTP2
DOTPN2
DOTPRSU2
DOTPNRSU2
DOTPU4
DOTPSU4
GMPY4
XPND2/4

'C6x Programming




* Typical efficiency vs. hand optimized assembly


Software Tool Flow



Compl. 6x runs all the code generation tools

Debug Tools Flow






C66x Multicore DSP

C66x – world's fastest floating-point DSP core with devices ranging from **single core C6654** to **octal core C6678** and supporting core speeds up to 1.4GHz

Main Features

- Up to 1.4GHz of fixed and floating-point performance per DSP core
- Single core to eight core scalability
- Keystone™ architecture for enhanced multicore performance
- Large embedded memory and high bandwidth DDR3/DDR3L interface
- Network Coprocessor (NetCP) option including security and packet acceleration
- High Speed I/O including PCIe, Serial RapidI/O, Gigabit Ethernet, Hyperlink

http://www.ti.com/lscds/ti/processors/dsp/c6000_dsp/c66x/products.page



APPLICATIONS

- Avionics and defense
- Communications systems
- Machine vision
- Embedded and cloud analytics
- High performance computing
- Multimedia infrastructure
- Medical imaging
- Test and measurement
- Surveillance and security 46
- Software defined radio (SDR)

- TI's new TMS320C66x (aka C66x) series, a multicore chip they ***designed for 4G cellular base stations and radio network controllers***. The C66x is a 40nm chip that comes in single-core, dual-core, quad-core and eight-core variations. Its most distinguishing feature is ***the addition of floating-point instructions***, which were incorporated to support the more complex processing required for 4G wireless communications. The previous generation C64x series DSPs supported only fixed-point math.
- The C66x is implemented with TI's new ***KeyStone architecture***, which incorporates an ***eight-way VLIW architecture, a high-speed switch fabric called TeraNet, and a multicore navigator and DMA system that manages packet sending to other cores and peripherals***.
All the C66x products come with 512 KB L2 cache/core, along with 32 KB L1 cache for both instructions and data.
- In its eight-core 1.25 GHz implementation, the C66x delivers 160 single precision (SP) Gflops, while sucking up just 10W of power. That works out to an impressive 16 SP Gflops/watt. Energy efficiency is a hallmark of DSPs, in general, since they typically populate systems (like the aforementioned cellular base station towers and radio network controllers), where power and cooling is in short supply.
- The first HPC (High Performance Computing)-friendly C66x-based device is a PCIe card, which sports four of the eight-core DSPs running at 1.0 GHz. Built by Advantech, a TI partner, the half-length PCIe card delivers 512 SP Gflops at a modest 50W.
- On-board memory consists of 4 GB DDR3 RAM (1333 MHz), with full ECC support. They're also working on a full-length card, with eight DSPs, twice as much memory, and twice the performance.


http://processors.wiki.ti.com/index.php/Keystone_Device_Architecture

http://www.hpcwire.com/2011/10/27/texas_instruments_makes_hpc_play_with_new_multicore_dsp_chips/

TMS320C66x
KeyStone™
Multicore DSP



TI embedded processors



Examen:

1. Grila 25-30 intrebari cu raspuns multiplu
2. 3-4 probleme dintre care un tabel C2x